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The positive bias temperature instability of n-channel metal-oxide-semiconductor field-effect
transistors with ZrO2 gate dielectric was studied. It was observed that the degradation in threshold
voltage VT has an exponential dependence on the stress time in the temperature range from
25 to 75 °C. The measurement of subthreshold slope S during stress indicates that the
degradation in VT is due to the interface trap charges Qit. The extracted activation energy of
0.3–0.5 eV is related to a degradation dominated by the release of atomic hydrogen in the Si–ZrO2
interface. © 2008 American Institute of Physics. DOI: 10.1063/1.2928235
Recently, high-k dielectrics have attracted great atten-
tion. Zirconium oxide ZrO2 is a potential candidate due to
its high dielectric constant 20–25,1–3 large energy band gap
5.4 eV, high breakdown electric field 7–15 MV /cm, and
low leakage current level.1–3 Positive bias temperature insta-
bility PBTI in high-k films is an important subject for these
applications. Zhang and Eccleston4 investigated the PBTI of
submicrometer metal-oxide-semiconductor field-effect tran-
sistors MOSFETs with SiO2 gate dielectric. An activation
energy of 1.23 eV was extracted. Shen et al.5 observed the
charge trapping effect of HfO2 gate dielectric and related the
effect to oxygen vacancies after bias temperature instability
test. Onishi et al.6 reported that the threshold voltage degra-
dation in PBTI in nMOSFETs was primarily caused by
charge trapping in HfO2 rather than interfacial degradation.
Compared with HfO2, there were few studies on PBTI and
stress-induced leakage current mechanisms of ZrO2-gated
transistors. In our previous study, the time dependent dielec-
tric breakdown of ZrO2 capacitors was studied.7 In this work,
n-channel MOSFETs with ZrO2 gate dielectric were fabri-
cated and the PBTI characteristics were studied.
P-type, 100 orientation, silicon wafers 1–10  cm
were used as the starting material. The ZrO2 thin films were
deposited by radio frequency magnetron sputtering in argon
at room temperature. A rapid thermal annealing was per-
formed at 500 °C for 60 s in nitrogen with a flow rate of
3 cm3 /min SCCM SCCM denotes cubic centimeter per
minute at STP.
The top electrode is aluminum. The channel width is
100 m and the channel length varies from 3 to 20 m. The
thickness of ZrO2 films varies from 7.5 to 20 nm and the
dielectric constant is 18.0 as measured from separate metal-
insulator-semiconductor capacitors. All the I-V and I-t mea-
surements of Al /ZrO2 /p-Si MOS capacitors and transistors
were carried out using Keithley 236.
PBTI tests were performed on nMOSFETs with a posi-
tive bias stress ranging from 1 to 5 V and measured in the
temperature range from 25 to 75 °C. The top electrode was
positively biased. The source, drain, and substrate contacts
were all grounded. The threshold voltage VT can be written
as
8





where qms is the work function difference between alumi-
num and silicon, Qf is fixed oxide charge, Qm is mobile ionic
charge, Qot is oxide trapped charge, Qit is interface trapped
charge, and qB is the energy difference between the Fermi
level EF, and the intrinsic Fermi level Ei in silicon. Be-
cause ms, Qm, Qf, NA, Cox, and B are essentially stress
independent, the degradation in the threshold voltage VT
is mainly due to the trapped charges, namely Qot and
Qit.4,9–11
Figures 1a and 1b show the degradation in threshold
voltage VT versus stress time of nMOSFETs at 25 and
75 °C, respectively. VT decreases with stress time and, there-
fore, VT is negative. This can be explained by an increase
in positive trapped charges with stress time. The degradation
in the threshold voltage follows an empirical equation of
VT=atm, where a is a constant, t is the stress time, and m is
the exponent which is equal to m1 or m2 in the linear
t300 s or saturation t300 s regions, respectively.11
Since m2 is much smaller than m1 at both 25 and 75 °C, few
traps are generated for t300 s. The values of m1 at 25 °C
are in the range of 0.15–0.46 which are larger than those at
75 °C between 0.13 and 0.18. Furthermore, the VT value is
larger at 25 °C than that at 75 °C. This can be explained by
a higher probability of electron-hole recombination at the
higher temperature of 75 °C and hence less oxide trapped
charges.4aElectronic mail: mtwang@tsmc.com.
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The threshold voltage shift VT due to PBTI given by
the reaction-diffusion R-D model can be written as4,9–11
VT = Vmax1 − exp− t/	0
	 , 2
Vmax = qNtot · 
d/A , 3
where t is the stress time, Vmax is the maximum VT and
related to the total trap density,  is the permittivity of the
dielectric, A is the gate area, 
d is the centroid of trapped
charges, and 
 is the distribution width. 	0, Vmax, and 
 are
fitting parameters. The curve-fitted values of 
 from the VT
shift versus stress time plot in Figs. 1a and 1b are from
0.41 to 0.55 at 25 °C and from 0.22 to 0.30 at 75 °C. Larger

 implies smaller capture cross section and more trapped
charges. The distribution width 
 decreases with increasing
temperature. This suggests a higher probability of electron-
hole recombination at high temperature of 75 °C.4
In order to clarify whether Qot or Qit gives rise to
the negative threshold voltage shift, both the gate leakage
current IG and the subthreshold slopes S under constant
voltage stress from 1 V E=0.58 MV /cm to 5 V
E=2.89 MV /cm and in the temperature range from




q 1 + Cd + CitCi  , 4
where Ci is the gate capacitance, Cd is the depletion capaci-
tance, and Cit=qDit is the fast interface state capacitance.
Because Ci and Cd are essentially bias temperature indepen-
dent, S depends only on Qit. Figures 2a and 2b show the
variations of the subthreshold slope S with stress time at
25 and 75 °C, respectively. m3 and m4 are the slopes of the
S /S % versus stress time plot in the linear t300 s and
saturation t300 s regions, respectively. The degradation
in the threshold voltage VT and the subthreshold slope
ratio S /S with stress time shows a similar trend. Since S
depends only on Qit, this suggests that the degradation in VT
is due to the interface traps Qit. Figure 3 shows the gate
leakage of ZrO2-gated nMOSFETs under a constant stress
voltage of 2 V. If there are more positive oxide trapped
charges Qot in ZrO2, the gate leakage current IG will increase
with increasing Qot due to the increase in the electric field in
the dielectric. However, the gate-leakage current IG is found
to vary much less with increasing stress time. This suggests
that the positive trapped charges generated during the stress
process are not oxide trapped charges Qot.
FIG. 1. The VT shift of ZrO2-gated nMOSFETs as a function of stress time
a at a stress temperature of 25 °C. b at a stress temperature of 75 °C.
The La2O3 thickness is 17.3 nm. The channel width and length are 100 and
8 m, respectively.
FIG. 2. The percent degradation of subthreshold swing S /S as a function
of stress time for ZrO2-gated nMOSFETs a at a stress temperature of
25 °C. b at a stress temperature of 75 °C.
FIG. 3. The gate leakage current of ZrO2-gated nMOSFETs after a constant
stress voltage of 2 V applied for various time periods from 0 to 1000 s at 25
and 75 °C. The ZrO2 thickness is 17.3 nm. The channel width and length
are 100 and 8 m, respectively. The area of MOS capacitors is 3.14
10−4 cm2. The inset graph shows the plot of VT as a function of recip-
rocal temperature 1 /kT.
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In the R-D model, the temperature-dependent threshold
voltage shift VT can be expressed as11,13–15
VT  exp− Eox − Ea/kT , 5
where Eox is the electric field, Ea is the activation energy, and
 is the polarization parameter. The activation energy Ea
=Ediss /2−Em /4 is the sum of the dissociation energy of the
reaction Ediss and the migration energy of hydrogen diffu-
sion Em.
13–15 Both the reaction and diffusion terms contrib-
ute to the measured activation energy. For a degradation
dominated by the release of atomic hydrogen at the Si–SiO2
interface, the activation energy is 0.2 eV.13–15 In order to
clarify the origin of the positive trapped charges, the loga-
rithm of the threshold voltage shift VT is plotted as a func-
tion of inverse temperature in the inset of Fig. 3. The ex-
tracted activation energy is 0.3–0.5 eV for gate voltages
from 2 to 3 V. This activation energy is on the same order of
magnitude as the energy of 0.2 eV. This suggests that the
activation energy of 0.3–0.5 eV might be related to a degra-
dation dominated by the release of atomic hydrogen at the
Si–ZrO2 interface. Similar phenomena were observed for
SiO2 and HfO2 films.4,13,14 This also suggests that the degra-
dation in VT is due to the interface traps Qit.
In summary, the PBTI effect of Al /ZrO2 /p-Si
nMOSFETs was studied. The degradation in threshold volt-
age VT has an exponential dependence on the stress time
up to 300 s in the temperature range from 25 to 75 °C. The
measurement of subthreshold slope S with stress shows
that the degradation in VT is due to the interface trap charges
Qit. The extracted activation energy of 0.3–0.5 eV is most
likely related to the release of atomic hydrogen at the
Si–ZrO2 interface.
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